DFT is a design philosophy where features are added to the hardware specifically to make it easier to test. A high-quality DFT solution focuses on two main metrics:
Deploying a high-quality DFT solution requires a rigorous, automated engineering workflow that integrates smoothly with standard RTL synthesis.
High-quality testing requires fault models that correlate highly with real physical defects. While "Stuck-at" models cover 70-80% of defects, modern high-quality solutions require (for timing), Cell-Aware (for internal transistor defects), and Bridge models. DFT is a design philosophy where features are
Measures the quiescent power supply current. Defective CMOS circuits often draw significantly more steady-state current than fault-free circuits, exposing bridging defects that evade logic tests. Automatic Test Pattern Generation (ATPG)
Digital systems testing poses several challenges, including: While "Stuck-at" models cover 70-80% of defects, modern
Use a D-algorithm (or PODEM, FAN) for combinational logic; extend to sequential via time-frame expansion .
This transformation turns a complex sequential testing problem into a much simpler combinational logic testing problem. Built-In Self-Test (BIST) including: Use a D-algorithm (or PODEM
: Tests a specific, pre-determined critical timing path through an entire logic chain to verify that cumulative gate delays do not violate setup or hold times.
Moving from theory to reality requires a rigorous EDA workflow. Here is how a high-quality digital systems testing solution is deployed:
Select at least 2 products
to compare